![]() |
Christoph M. Wintersteiger
Senior Research Software Development Engineer at Microsoft Research.
Projects
Publications (see also DBLP)Books
Peer-Reviewed Papers
An Approximation Framework for Solvers and Decision Procedures
JAR, Springer, 2016
Automated Synthesis and Analysis of Switching Gene Regulatory Networks
Biosystems 146, Elsevier, 2016
Algebraic Polynomial-based Synthesis for Abstract Boolean Network Analysis
SMT, CEUR-WS 1617, 2016
On Intervals and Bounds in Bit-vector Arithmetic
SMT, CEUR-WS 1617, 2016
Deciding Bit-Vector Formulas with mcSAT
SAT, LNCS 9710, Springer, 2016
Switching Gene Regulatory Networks
IPCAT, LNCS 9303, Springer, 2015
Stochastic Local Search for Satisfiability Modulo Theories
AAAI, AAAI Press, 2015
Symbolic Approximation of the Bounded Reachability Probability in Large Markov Chains
QEST, LNCS 8657, Springer, 2014
Approximations for Model Construction
IJCAR, LNAI 8562, Springer, 2014
Analyzing and Synthesizing Genomic Logic Functions
CAV, LNCS 8559, Springer, 2014
Resourceful Reachability as HORN-LA
LPAR, LNCS 8312, Springer, 2013
Z34Bio: An SMT-based Framework for Analyzing Biological Computation
SMT, 2013
Functional Analysis of Large-scale DNA Strand
Displacement Circuits
DNA 19, LNCS 8141, Springer, 2013
SMT-based Analysis of Biological Computation
NASA Formal Methods Symposium, LNCS 7871, Springer, 2013
Seven Challenges in Parallel SAT Solving
AI Magazine 34:2, AAAI Press, 2013
Efficiently Solving Quantified Bit-Vector Formulas
Formal Methods in System Design (FMSD), Springer,
2013
Ranking Function Synthesis for Bit-vector Relations
Formal Methods in System Design (FMSD) 43:1,
Springer, 2013
Loop Summarization using State and Transition Invariants
Formal Methods in System Design (FMSD) 42:3,
Springer, 2013
Seven Challenges in Parallel SAT Solving
AAAI, AAAI Press, 2012
Diagnosing Abstraction Failure for Separation Logic-based Analyses
CAV, LNCS 7358, Springer, 2012
Lazy Decomposition for Distributed Decision Procedures
PDMC, EPTCS, 2011
Loop Summarization and Termination Analysis
TACAS, LNCS 6605, Springer, 2011
Efficiently Solving Quantified Bit-Vector Formulas
FMCAD, IEEE, 2010
Loopfrog -- Loop Summarization for Static Analysis
WING, EasyChair, 2010
Termination Analysis With Compositional Transition Invariants
CAV, LNCS 6174, Springer, 2010
Ranking Function Synthesis for
Bit-Vector Relations
TACAS, LNCS 6015, Springer, 2010
Loopfrog: A Static Analyzer for ANSI-C Programs
ASE, IEEE Press, 2009
A Concurrent Portfolio Approach to SMT Solving
CAV, LNCS 5643, Springer, 2009
Loop Summarization using Abstract Transformers
ATVA, LNCS 5311, Springer, 2008
A First Step Towards a Unified Proof Checker for QBF
SAT, LNCS 4501, Springer, 2007
Gustav Tauschek's Punchcard Accounting Machines
MEDICHI, OCG 220, Austrian Computer Society, 2007 Theses
Termination Analysis for Bit-Vector Programs
Doctoral Thesis (Dissertation), ETH Zurich,
Switzerland, 2011
Crane - Eine Kryptanalyse-Umgebung
Masters Thesis (Diplomarbeit), University of
Linz, Austria, 2006
Contact
|